Design & Reuse
arrow Arithmetic & Mathematic (44)
arrow Embedded Memories (1004)
arrow I/O Library (983)
arrow Standard cell (745)
983 IP
201
1.0
VeriSilicon SMIC 0.13¦Ìm 1.2V/2.5V DUPIO_01 Library
VeriSilicon SMIC 0.13¦Ìm 1.2V/2.5V DUP I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporatio...
202
1.0
VeriSilicon SMIC 0.13¦Ìm 1.2V/3.3V ANALOGIO_DUP_05 IO Library
VeriSilicon SMIC 0.13um 1.2V/3.3V ANALOGIO_DUP_05 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corpo...
203
1.0
VeriSilicon SMIC 0.13¦Ìm 1.2V/3.3V DUPIO_01 Library
VeriSilicon SMIC 0.13¦Ìm 1.2V/3.3V DUP I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporatio...
204
1.0
VeriSilicon SMIC 0.16um 1.8V/3.3V VPPIO_01 IO Library
VeriSilicon SMIC 0.16um 1.8V/3.3V VPPIO_01 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation ...
205
1.0
VeriSilicon SMIC 0.18¦Ìm 1.8V/3.3V ANALOGIO_DUP_05 IO Library
VeriSilicon SMIC 0.18um 1.8V/3.3V ANALOGIO_DUP_05 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corpo...
206
1.0
VeriSilicon SMIC 0.18¦Ìm 1.8V/3.3V VPPIO_DUP_01 IO Library
VeriSilicon SMIC 0.18um 1.8V/3.3V VPPIO_DUP_01 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporat...
207
1.0
VeriSilicon SMIC 0.18μm 1.8V/3.3V ANALOGIO_05 IO Library
VeriSilicon SMIC 0.18um 1.8V/3.3V ANALOGIO_05 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporati...
208
1.0
VeriSilicon SMIC 0.18μm 1.8V/3.3V CFIO_01 Library
VeriSilicon SMIC 0.18μm CF I/O Cell (01) Library developed by VeriSilicon is optimized for SMIC 0.18μm 1P6M Salicide logic process. This library suppo...
209
1.0
VeriSilicon SMIC 0.18µm 1.8V/3.3V VPPIO_01 IO Library
VeriSilicon SMIC 0.18um 1.8V/3.3V VPPIO_01 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation ...
210
1.0
VeriSilicon TSMC 0.13¦Ìm 1.2V/2.5V DUPIO_01 Library
VeriSilicon TSMC 0.13¦Ìm 1.2V/2.5V DUP I/O Cell Library developed by VeriSilicon is optimized for Taiwan Semiconductor Manufacturing Company (TSMC) 0....
211
1.0
VeriSilicon TSMC 0.13¦Ìm 1.2V/3.3V DUPIO_01 Library
VeriSilicon TSMC 0.13¦Ìm 1.2V/3.3V DUP I/O Cell Library developed by VeriSilicon is optimized for Taiwan Semiconductor Manufacturing Company (TSMC) 0....
212
1.0
VeriSilicon UMC 0.18μm CF I/O
VeriSilicon UMC 0.18μm CF I/O Cell (01) Library developed by VeriSilicon is optimized for UMC 0.18μm 1.8v/3.3v 1P6M Generic II logic process...
213
1.0
VeriSilicon UMC 0.18μm CF I/O
VeriSilicon UMC 0.18μm CF I/O Cell (01) Library developed by VeriSilicon is optimized for UMC 0.18μm 1.8v/3.3v 1P6M Generic II logic process. This lib...
214
1.0
HHGrace 0.11um LP Multiple Power Supply IO library
Multiple power supply IO library for HHGrace 0.11um Eflash Low Power Dual Gate ( 1.5V/5V ) process...
215
1.0
HHGrace 0.11um LP Multiple Power Supply IO library
...
216
1.0
HHGrace 0.11um ULL Multiple power supply IO library
Multiple power supply IO library for HHGrace 0.11um Eflash Ultra Low Leakage Dual Gate ( 1.5V/5V ) process...
217
1.0
HHGrace 0.13um LP DG Multiple Power Supply IO library
Multiple power supply IO library for HHGrace 0.13um Eflash Low Power Dual Gate ( 1.5V/5V ) process...
218
1.0
Silterra 0.11um ULL Process Multiple power supply IO library with high voltage tolerance
Silterra 0.11um Ultra Multiple power supply IO Library with high voltage tolerance...
219
1.0
Silterra 0.18um ULL Process Multiple power supply IO library with high voltage tolerance
Silterra 0.18um Ultra Multiple power supply IO Library with high voltage tolerance...
220
1.0
HLMC 55nm LP Multiple Power Supply IO library
Multiple power supply IO library for Huali55nm low power 1.2v/2.5v process...
221
1.0
GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
The LVDS IO library provides IO cells for LVDS transmitter and receiver. The transmitter (TX) supports LVDS differential driver mode, and the receiver...
222
1.0
GlobalFoundries 0.13um 2.5v IO Library
Global Foundry 0.13um process 1.2v/2.5v Generic IO library...
223
1.0
GlobalFoundries 0.13um 3.3v IO library
Global Foundry 0.13um process 1.2v/3.3v Generic IO library...
224
1.0
GLOBALFOUNDRIES 28nm SLP 1.8v/1.0v SUBLVDSTX
...
225
1.0
GLOBALFOUNDRIES 28nm SLP Multiple Power Supply IO library
Multiple power supply IO library for GF28nm low power 1.0v/2.5v process...
226
1.0
GLOBALFOUNDRIES 28nm SLP sub-LVDS Receiver
The sub-LVDS Receiver IP is designed as an interface to bridge Video Image Sensors and processors. The receiver consists of PHY only....
227
1.0
GLOBALFOUNDRIES 65nm LVDS Transmitter
The LVDS transmitter is designed to support Single Link transmission between Host and Flat Panel Display with up to SXGA+ resolution and Dual Link tra...
228
1.0
UMC 0.18um IO Library
UMC 0.18um process 1.8v/3.3v Generic IO library...
229
1.0
SMIC 0.13um 1.2V/2.5V ANALOGIO_05 IO Library
VeriSilicon SMIC 0.13um 1.2V/2.5V ANALOGIO_05 IO library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporati...
230
1.0
SMIC 0.13um 1.2V/3.3V ONFI and MultIO combo IO
VeriSilicon SMIC 0.13μm ONFI COMBO I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporati...
231
1.0
SMIC 0.13um Crystal Oscillator IO
This IP is a crystal oscillator DUP IO pad designed for low-power consumption applications. The pierce oscillator works in parallel mode and supports ...
232
1.0
SMIC 0.13um General Process, 1.2V/2.5V Standard I/O Library
VeriSilicon SMIC 0.13um 1.2V/2.5V I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SM...
233
1.0
SMIC 0.13um General Process, 1.2V/3.3V Standard I/O Library
VeriSilicon SMIC 0.13um 1.2V/3.3V I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SM...
234
1.0
SMIC 0.13um IO Library
SMIC 0.11um process1.2v/3.3v Generic IO library...
235
1.0
SMIC 0.13um IO Library
SMIC 0.13um process 1.2v/3.3v Generic IO library...
236
1.0
SMIC 0.13um LL IO Library
SMIC 0.13um LL process 1.2v/3.3v Generic IO library...
237
1.0
SMIC 0.13μm 3.3V Switchable Power Control Block
The present IP schemes a Voltage Detector (VDT) circuit. With the on-chip Bandgap reference, it detects the input voltage, i.e., VIN. It will output “...
238
1.0
SMIC 0.15um IO Library
SMIC 0.15um process 1.5v/3.3v Generic IO library...
239
1.0
SMIC 0.15um SSTL2
VeriSilicon SMIC 0.15um 1.5V/3.3V SSTL2 I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporati...
240
1.0
SMIC 0.15um SSTL3
VeriSilicon SMIC 0.15um 1.5V/3.3V SSTL3 I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporati...
241
1.0
SMIC 0.16um IO Library
SMIC 0.16um process 1.8v/3.3v Generic IO library...
242
1.0
SMIC 0.16um LL IO Library
SMIC 0.16um LL process 1.8v/3.3v Generic IO library...
243
1.0
SMIC 0.18um 1.8V/3.3V DUP I/O Library
VeriSilicon SMIC 0.18um 1.8V/3.3V DUP I/O Library developed by VeriSilicon is optimized for Semiconductor Manufacturing International Corporation (SMI...
244
1.0
SMIC 0.18um Crystal Oscillator IO_01
This crystal oscillator IO pad is designed for 1.8V OSC power supply. The IO gives clock signal under 1.8V power supply. The Pierce oscillator works i...
245
1.0
SMIC 0.18um IO Library
SMIC 0.18um process 1.8v/3.3v Generic IO library...
246
1.0
SMIC 0.18um IO Library
...
247
1.0
SMIC 0.18um LL 5v IO Library
SMIC 0.18um LL process 1.8v/5v Generic IO library...
248
1.0
SMIC 0.18um LL IO Library
SMIC 0.18um LL process 1.8v/3.3v Generic IO library...
249
1.0
SMIC 0.18um LVDS Transceiver/Receiver
This transmitter provides CMOS signal to LVDS, and the receiver provides LVDS signal to CMOS. The data rate between of them can be up to 700Mhz. The L...
250
1.0
SMIC 0.18um Mini-LVDS Transmitter
The Mini-LVDS transmitter converts up to 48-bit or 36-bit RGB parallel data into 6-pair/3-pair of Mini-LVDS data stream that can support transmission ...